



**Alfa-MOS
Technology**

**AFP7113WS
100V P-Channel
Enhancement Mode MOSFET**

General Description


AFP7113WS, P-Channel enhancement mode MOSFET, uses Advanced Trench Technology to provide excellent $R_{DS(ON)}$, low gate charge.

These devices are particularly suited for low voltage power management, such as smart phone and notebook computer and other battery powered circuits, and low in-line power loss are needed in commercial industrial surface mount applications.

Features

- $I_D = -7.0A, R_{DS(ON)} = 87m\Omega @ V_{GS} = -10V$
- $I_D = -5.0A, R_{DS(ON)} = 95m\Omega @ V_{GS} = -4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- DFN3X3-8L package design

Pin Description (DFN3X3-8L)



Application

- DC-DC Converter
- POL

Pin Define

Pin	Symbol	Description
1	S	Source
2	S	Source
3	S	Source
4	G	Gate
5	D	Drain
6	D	Drain
7	D	Drain
8	D	Drain

Ordering Information

Part Ordering No.	Part Marking	Package	Unit	Quantity
AFP7113WSFN338RG	7113WS	DFN3X3-8L	Tape & Reel	5000 EA

※ YY year code

※ MM month code

※ DD date code

※ AFP7113WSFN338RG : 13" Tape & Reel ; Pb-Free ; Halogen-Free



**Alfa-MOS
Technology**

**AFP7113WS
100V P-Channel
Enhancement Mode MOSFET**

Absolute Maximum Ratings

($T_A=25^\circ\text{C}$ Unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	-100	V
Gate -Source Voltage	V_{GSS}	± 20	V
Continuous Drain Current($T_J=150^\circ\text{C}$)	I_D	-9.0	A
		-6.0	
Pulsed Drain Current	I_{DM}	-15	A
Continuous Source Current(Diode Conduction)	I_S	-9.0	A
Power Dissipation	P_D	28	W
		3.2	
Operating Junction Temperature	T_J	150	$^\circ\text{C}$
		-55/150	
Storage Temperature Range	T_{STG}	-55/150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient	$R_{\theta JA}$	40	$^\circ\text{C}/\text{W}$

Electrical Characteristics

($T_A=25^\circ\text{C}$ Unless otherwise noted)







Parameter	Symbol	Conditions	Min.	Typ	Max.	Unit
Static						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS}=0\text{V}, I_D = -250\mu\text{A}$	-100			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS}=V_{GS}, I_D = -250\mu\text{A}$	-1.0		-2.5	
Gate Leakage Current	I_{GSS}	$V_{DS}=0\text{V}, V_{GS} = \pm 20\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -80\text{V}, V_{GS}=0\text{V}$			-1	uA
		$V_{DS} = -80\text{V}, V_{GS}=0\text{V}$ $T_J=85^\circ\text{C}$			-30	
On-State Drain Current	$I_{D(\text{on})}$	$V_{DS} \geq -10\text{V}, V_{GS} = -10\text{V}$	-25			A
Drain-Source On-Resistance	$R_{DS(\text{on})}$	$V_{GS} = -10\text{V}, I_D = -7.0\text{A}$		77	87	m Ω
		$V_{GS} = -4.5\text{V}, I_D = -5.0\text{A}$		85	95	
Forward Transconductance	g_{FS}	$V_{DS} = -15\text{V}, I_D = -3.5\text{A}$		19		S
Diode Forward Voltage	V_{SD}	$I_S = -2\text{A}, V_{GS}=0\text{V}$		-0.8	-1.3	V
Dynamic						
Total Gate Charge	Q_g	$V_{DS}=-50\text{V}, V_{GS}=-4.5\text{V}$ $I_D = -4.0\text{A}$		20	40	nC
Gate-Source Charge	Q_{gs}			5		
Gate-Drain Charge	Q_{gd}			10		
Input Capacitance	C_{iss}	$V_{DS}=-50\text{V}, V_{GS}=0\text{V}$ $f=1\text{MHz}$		1800		pF
Output Capacitance	C_{oss}			150		
Reverse Transfer Capacitance	C_{rss}			100		
Turn-On Time	$t_{d(\text{on})}$	$V_{DD}=-50\text{V}, R_L=12.5\Omega$ $I_D=-4.0\text{A}, V_{GEN}=-10\text{V}$		15	30	ns
	t_r			15	30	
Turn-Off Time	$t_{d(\text{off})}$	$R_G=1\Omega$		45	90	
	t_f			15	30	



Alfa-MOS Technology






AFP7113WS
100V P-Channel
Enhancement Mode MOSFET

Typical Characteristics





Typical Characteristics






**Alfa-MOS
Technology**


AFP7113WS
100V P-Channel
Enhancement Mode MOSFET

Typical Characteristics


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms








**Alfa-MOS
Technology**

**AFP7113WS
100V P-Channel
Enhancement Mode MOSFET**

Package Information (DFN3X3-8L)



Top View

Bottom View

Side View

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.800	0.900	0.031	0.035
A1	0.000	0.050	0.000	0.002
A3	0.203REF.		0.008REF.	
D	2.924	3.076	0.115	0.121
E	2.924	3.076	0.115	0.121
D1	2.350	2.550	0.093	0.100
E1	1.700	1.900	0.067	0.075
k	0.450	0.550	0.018	0.022
b	0.270	0.370	0.011	0.015
e	0.650TYP.		0.026TYP.	
L	0.324	0.476	0.013	0.019

©2010 Alfa-MOS Technology Corp.
2F, No.80, Sec.1, Cheng Kung Rd., Nan Kang Dist., Taipei City 115, Taiwan (R.O.C.)
Tel : 886 2) 2651 3928
Fax : 886 2) 2786 8483
©<http://www.alfa-mos.com>